New Code
.Net VCL for Delphi
ASP. NET C# PDF Software 4.5
LinqConnect Professional 4.8
CAD VCL: 2D/3D CAD in Delphi/C++Builder 14
wolfSSL 3.15.7
AnyStock Stock and Financial JS Charts 8.4.2
ODBC Driver for SQLite 2.4
dotConnect for SugarCRM 1.7
dbForge SQL Complete 5.9
dbForge Studio for MySQL 8.0
.Net Runtime Library for Delphi
Scimbo 1.64
AnyMap JS Maps 8.4.2
GetOrgChart 2.5.3
Top Code
Deals and Discounts Website Script 1.0.2
ADO.NET Provider for ExactTarget 1.0
Solid File System OS edition 5.1
Classified Ad Lister 1.0
Aglowsoft SQL Query Tools 8.2
ICPennyBid Penny Auction Script 4.0
PHP Review Script 1.0
ATN Resume Finder 2.0
ATN Site Builder 3.0
Availability Booking Calendar PHP 1.0
PHP GZ Blog Script 1.1
ATN Jobs Software 4.0
ATN Mall 2.0
WeBuilder 2015 13.3
PHP Digital Download Script 1.0.4
Code Listing by Dick Benson

Code 1-9 of 9   

This package is a continues to be expanded. New examples include: VCO with user defined phase noise, impedance matching and filter design, interleaved ADC, clock multiplying delay lock loop, clock recovery for NRZ data. Further examples include: PLL, fractional N PLL, digital fractional N PLL, Sigma-Delta ADC, elliptic LC filter design, RF blockset examples, numerous Circuit Level examples such as switching power supplies, class D H bridge...

This set of models elaborates a simple "system level" descrition of a GPS receiver channel all the way to operating hardware. Real world captured GPS signals are used to test the initial receiver design. Ultimatly, the design is...

Visualize wave propagation through media with different impedances and propagation velocities.
Wave Propagation is a natural phenomenon that is important in many physical systems. Text books leave much to be desired regarding visualization of...

A sequence of examples is provided that demonstrate how S-parameter measurements can be made and utilized to design a radio frequency amplifier.

An HP (now Agilent) 8505A system controlled by MATLAB is used to characterize a bipolar...

Interleaved, Successive Approximation, and Pipelined Sub-Ranging ADC models.
These models are typical of the architectures used for high speed analog to digital converters.

This file set includes a top level unsychronized Tx / Rx model and a more detailed synchronized Rx model. The top level model Tx outptut has been tested with a third party reference mil-std-188-110 modem and found to generates compliant waveforms....

Timing recovery is a critical aspect of Digital Communications Receivers. This model uses a fractional delay implemented with a Farrow filter to create a symbol rate timing recovery subsystem.

This is combined with a decision aided...

This set of files implements a *compliant* ATSC demodulator and decoder that accepts a captured real-world RF ATSC signal as the input and produces an MPEG-II video transport stream as the final output. The models are built in stages demonstrating...

Updated version of PSK31 communication standard that is now R2009B-R2012A compliant.
This model implements a communication standard known as PSK31. The transmit portion of the model can either synthesize the PSK31 signal, or use real world...