Search
Code Directory
 ASP
 ASP.NET
 C/C++
 CFML
 CGI/PERL
 Delphi
 Development
 Flash
 HTML
 Java
 JavaScript
 Pascal
 PHP
 Python
 SQL
 Tools
 Visual Basic & VB.NET
 XML
New Code
.Net Runtime Library for Delphi 6.0.4.0
Scimbo 1.64
AnyMap JS Maps 8.4.2
GetOrgChart 2.5.3
AnyChart JS Charts and Dashboards 8.4.2
OrgChart JS 3.8.0
dbForge Compare Bundle for MySQL 8.1
dbForge Search for SQL Server 2.3
Database Workbench Pro 5.5.0
Luxand FaceSDK 7.0
SSIS Data Flow Components 1.10
Entity Developer Professional 6.3
dbForge Index Manager for SQL Server 1.9
dbForge Data Generator For MySQL 2.2
Magento Australia Post eParcel Extension 1.0
Top Rated
Deals and Discounts Website Script 1.0.2
ADO.NET Provider for ExactTarget 1.0
Solid File System OS edition 5.1
Classified Ad Lister 1.0
Aglowsoft SQL Query Tools 8.2
ICPennyBid Penny Auction Script 4.0
PHP Review Script 1.0
ATN Resume Finder 2.0
ATN Site Builder 3.0
Availability Booking Calendar PHP 1.0
PHP GZ Blog Script 1.1
ATN Jobs Software 4.0
ATN Mall 2.0
WeBuilder 2015 13.3
PHP Digital Download Script 1.0.4
DSP Code Verification using UDP 1.0
File ID: 78216






DSP Code Verification using UDP 1.0
Download DSP Code Verification using UDP 1.0http://www.mathworks.comReport Error Link
License: Freeware
File Size: 1.7 MB
Downloads: 9
Submit Rating:
DSP Code Verification using UDP 1.0 Description
Description: In this document I show how to verify the functionality of your DSP code via processor in-the-loop (PIL) co-simulation using Simulink?s UDP (user datagram protocol) blocks. These blocks are a new addition to the R2006b release of Simulink. This example is an extension of a previous example which was based on using Texas Instrument?s RTDX (real-time data exchange) instead of UDP. Conceptually you can replace the acronym ?RTDX? in that document with the acronym ?UDP? and you would have this document. In practical terms however there is more to it than just replacing RTDX blocks with UDP blocks and pressing build or play. Those differences are the motivation behind this document.

In this document I show how to use Simulink?s Target/Host UDP blocks to verify a simple fixed point design that uses frame-based processing. The target hardware is a C6416 DSK by Spectrum Digital with a DSK-91C111 D.SignT daughter card plugged into the External Peripheral Interface.

If you are not familiar with the concept of PIL and MBD (Model-based design) I suggest you read the document rtdx_intro.doc. It introduces MBD and PIL in the context of RTDX but the document is general enough that any communications protocol would apply.

License: Freeware

Related: framebased, Design, Point, Processing, Target, Spectrum, c6416, Hardware, fixed, Simple, differences, Build, motivation, targethost, documentin, Digital, dsk, introduces

O/S:BSD, Linux, Solaris, Mac OS X

File Size: 1.7 MB

Downloads: 9



More Similar Code

Generate a turbo code, and decode the code iteratively using MAP detectors.

Punctured and unpunctured turbo codes are implemented.



Code verification is the main functionality of this tool, use this to verify whether the codes are retained in its quality or not. This program works by the use of efficiency of regular expressions, so you can create your own rules and can obtain...



A web-based code editor using JavaScript



A tool that searches for code fragments using CVS comments. CVSSearch
takes advantage of the fact that a CVS comment typically describes
the lines of code involved in the commit and that this description will typically hold for many...



Butterfly is a simple Code Generator using XMI as the input and XSLT templates to generate any type of code. Several templates are provided including EJB, JDO and Struts. Users may use the templates, modify them or create new ones using XSL.



Hefesto is a Java code generator using some frameworks like Spring, Hibernate, Freemarker, Ajax (DWR), JasperReports and Sitemesh.



WP Editarea turns your Oldschool textarea code editor in Wordpress Dashboard (plugin/theme editor) into a fancy realtime highlighted code editor using Editarea.

Plugin Feature

* Automatically detect syntax language
*...



CAFE Linux (Class And Functionality Enumerator for Linux) is a CASE tool which aid the process of design and code generation using visual modeling. This tool helps you in developing the class diagrams using UML notations and generates code...



This Project is intented to build a software to trace the behavior of specific Java code segments using JDI and then analize the data extracted from the trace.



A simple, fast, finite state machine (fsm) C code generator using an awk script to read a fsm specification (state, event, action, next state) to produce data for use by included transition function. You provide the fsm spec and the action functions.

User Review for DSP Code Verification using UDP
- required fields
     

Please enter text on the image